I. INTRODUCTION
Once the front-end electronics receives a Level-1 trigger, the interface board sends the digitized data to the back-end electronics following a three level trigger system, as figure 1 shows. In the back-end electronics, the Read-Out Driver (ROD) [3] is the responsible of performing data processing tasks in real time on digitized data coming from the front-end electronics at a maximum Level-1 trigger rate of 100 kHz. The ROD also sends the processed data to the next level of the DAQ chain:
the Read-Out Buffers (ROB) in the second level trigger. In the present system, the complete readout of the detector is made using 32 ROD modules which receive data from around 10.000 channels. Figure 2 shows the dataflow of the present readout architecture: This new scenario implies the use of electronic components with higher radiation tolerance and highly reliable data protocols between the front-end and back-end electronics, such as the GigaBit Transceiver protocol (GBT) [6] developed at CERN.
The proposed readout architecture will provide a full digital Level-l trigger improving the precision and granularity, where the new front-end electronics will digitize all channels and send every bunch crossing to the fIrst element of the new back-end electronics: the super ROD (sROD).
The main task of the sROD will be the reception and processing of data coming from the front-end electronics, as well as, the transmission of preprocessed data to the Level 1
Calorimeter trigger system (L l-Calo).
According to the increase of radiation into the detector, the new readout architecture will include redundancy in the number of optical fIbers coming from the front-end electronics to the back-end electronics to improve the data reliability.
Because of the link redundancy and the use of the GBT protocol for transmissions, the global data rate from the front end to the back-end will increase from 165Gbps to 40Tbps. The new front-end electronics for the Demonstrator will include analog trigger circuitry to ensure its compatibility with the present Ll-Calo system. Due to this functionality, the drawer which will host the new electronics is so-called hybrid drawer.
IV. THE UPGRADED FRONT-END ELECTRONICS
Three different Front-End Board (FEB) [9] designs are under development. FEBs are responsible for the signal conditioning of the pulses coming from PMTs and, depending on the FEB version, they also provide digitized data using
ADCs. All proposed FEBs also include integrator and calibrator circuitry. 
A. Hardware design
The sROD demonstrator board will be a double mid-size Advanced Mezzanine Card (AMC) to be plugged in an Advanced Telecommunications Computing Architecture (ATCA) [12] carrier or in a Micro Telecommunications
Computing Architecture (IlTCA) system. Figure 5 shows the ATCA-1200 carrier from Radisys [13] which will be used for the Demonstrator project plugged in a SYS6006 platform.
Software tools will be designed for monitoring and control of the sROD demonstrator board from the ATCA -=--= C . .: :. P .. ..:; U ..;. . �� -. with 48 MultiGigaBit Transceivers (MGTs) will be used to receive data from the new front-end electronics using 32 GBT links at 4.8Gbps for a total data rate of 115Gbps. This Virtex 7 also will perform the optimal filtering algorithms to obtain the energy, phase and data quality factor using the embedded DSP blocks. Moreover it will host an embedded system responsible for the communication management and configuration of the front-end electronics using an embedded soft-processor such as Xilinx Microblaze.
The high speed communication with the front-end electronics will be achieved using four A vago MiniPOD receivers for data reception and one A vago MiniPOD transmitter for data transmission to the front-end electronics.
Also, a QSFP+ module will be connected to this FPGA, keeping compatibility with a possible new front-end electronics with this type of interface. According to this possibility, Argonne National Laboratory is developing a radiation tolerant QSFP+ based on Luxtera QSFP+ modules [9] .
A SFP+ connector will be used to keep compatibility between the current and the new architecture. Via this optical module the Virtex 7 FPGA will receive the TTC information from the present system for synchronization, as well as, it will be used to send digitized data to the present RODs using the G-Link protocol.
A Xilinx Kintex 7 FPGA with 24 MGTs will implement the preprocessor functionalities. One A vago MiniPOD transmitter will be used to send the preprocessed data to the trigger system. All the parallel fibers will be routed to a patch panel in the front of the AMC board to simplify the connection with the fibers coming from the front-end electronics.
Flash and RAM memories will also be present in order to set up the embedded system, as well as, to implement the pipeline and derandomizer memories needed to store the data until the Level-l trigger reception, when the data will be processed using the optimal filtering algorithms.
One 400-pin FMC will allow the deployment of extra functionalities to both FPGAs as a new process unit or an external clock unit.
As peripherals, the sROD demonstrator board will include two serial-USB interfaces and one Ethernet port, the communication with the A TCA CPU or other AMCs boards plugged in the same carrier could be achieved via the AMC connector. Figure 7 shows the MMC mezzanine board. 
